Introduction
The adder-subtractor composite unit has a vast application in digital arithmetic operations in digital technology. In digital world there are three sequential codes i.e. Binary code, BCD & Excess-3 code. Those codes can be used for arithmetic operations on digital system. This circuit is capable of adding and/or subtracting 2, two digit numbers resulting in a three digit number and an additional bit to represent whether the result is positive or negative. The operation of the circuit is totally depends on Excess-3 arithmetic process. The addition of two numbers can be achieved using several full adders. The subtraction of two numbers may be accomplished by taking 9's complement of the subtrahend and adding to the minuend. Control sign input in the present study controls the sign of the inputs as per requirement and thus can control the addition and subtraction using 9's complement method by implementing 1's complement method in the parallel full adder circuit. 
II. Theory
This circuit (Fig-1 ) have 2, two digit decimal number inputs as X ( X1 X0 ) and Y ( Y1 Y0 ). In X1, X0, Y1 & Y0 there are individual 0 to 9 total ten options ( button ) from where we can select any 2 two digit decimal number. Then we are using four Decimal to BCD encoder circuit to convert X, X, Y & Y into BCD codes ( 4bit ). After that we using 4, four bit parallel adder by using full adders to convert BCD codes into Excess-3 codes by adding 0011 ( 3 ) with the BCD codes. Here the outputs of parallel adder 1 ( S31 S21 S11 S01 ) represents the input Y0, Output of parallel adder 2 ( S32 S22 S12 S02 ) represents the input X0, Output of parallel adder 3 ( S33 S23 S13 S03 ) represents the input Y1 and Output of parallel adder 4 ( S34 S24 S14 S04 ) represents the input X1[1, 2, 4] . CA is the control sign input of X & CB is the control sign input of Y. Control sign inputs represents the sign of the inputs [5, 6] . CA* = CA * ( CA XOR CB ); CB* = CB * (CA XOR CB ).
CA* is the complement controller of input X and CB* is the complement controller of input Y. When the sign of both the inputs are same then the circuit is behaving like normal adder, but when the sign of the inputs are different then the circuit is behaving like subtractor by employing complement and then addition process [2, 3] .
Excess-3 is self-complementing code because we can perform 9's complement by employing 1's complement method. CA* & CB* are there to perform 1's complement of X & Y as per requirement by employing XOR gate as a control inverter. Next we are using another two, 4bit parallel adder ( parallel adder 5 & parallel 6 ) to add or subtract X0 with Y0 & X1 with Y1 [7, 8] . K = Cout6 * ( CA XOR CB ) is used to add the carryout of MSB ( parallel adder 6 ) with the LSB (parallel adder 5 ) whenever necessary as per the arithmetic rule of 1's complement method. After that the outputs of parallel adder 5 & 6 are fed into parallel adder 7 & 8, to convert the result into Excess-3 code as per the arithmetic rules of Excess-3 code. K* = Cout6˄ * ( CA XOR CB ) is used to perform 1's complement of the result as per requirement. So there are 8 normal outputs to represent the result in Excess-3 code. Cout = Cout6 * ( CA XNOR CB ) is the extra output taken to represent the overflow output whenever necessary. By using parallel adder 9 , Cout is converted into Cout3 Cout2 Cout1 Cout0 ( 4 bit Carry output as Excess-3 code. SM = ( CA * CB ) + ( Cout6˄ * ( CA XOR CB ) ) is the sign magnitude output to represent the sign of the output [1, 2].
I. Figure-1 Table-1.a CA X CB Y X1=9 X2=9 Y1=9 Y0=8 0 11 11 00 00 11 11 00 00 0 11 11 00 00 11 00 11 11 Table-1.b SM Cout S1 S0 Cout3 Cout2 Cout1 Cout0 S3 S2 S1 S0 S3 S2 S1 S0 00 00 11 00 00 11 11 00 00 11 00 11 00 1 00 11 00 00 11 00 00 00 0 00 11 00 11 11 00 00 00 Cout0  S3  S2  S1  S0  S3  S2  S1  S0  11  00  00  11  11  00  11  00  00  00  00  11  11   Table-5.a   CA  X  CB  Y  X1=3  X2=4  Y1=4  Y0=3  0 00 01 11 00 00 11 11 11 1 00 11 11 11 00 01 11 00 SM Cout S1 S0 Cout3 Cout2 Cout1 Cout0 S3 S2 S1 S0 S3 S2 S1 S0 11 00 00 11 11 00 00 11 11 11 11 00 00 
II. Result And Analysis
In Table-1, Table- In Table-2, Table- In Table-3, Table- Table-4, Table- Table-5, Table- Table-5 .b shows the final output as 1 0011 0011 1100 ( Excess-3 form ). So it signifies the result as + X -Y = -9. In Table-6, Table- 
III. Conclusion
The present circuit represent total 13 output bit, where MSB output bit SM represent the sign of the output, and the other 12 output as 3 Excess-3 code(4bit). First four bit in Excess-3 code as carry output and the last 8 bit as 2 Excess-3 code. In the input section we are using X(X1 X0) as 2 digit Decimal number and also Y (Y1 Y0) as 2 digit Decimal number. If X + Y or -X -Y exceeds the 2 digit range then this Carry out represent the exceed value. Otherwise carry out shows 0. The last 8 digits are used to represent the remaining result. Moreover, the present endeavour encompasses the use of the simple logic gates and costing to a minimum range enable to use in an economic manner in practical applicable field. In this circuit we can use 2 digit Decimal number as input, but we can also implement the same logic over higher digits of number also. In future I want to design an arithmetic circuit which is capable of using all three sequential codes in a single circuit.
